In modern multi-core processors, a model of memory in which there are very few constraints on the order in which memory writes from one core become visible to the other cores. Such a model can enhance performance but requires the programmer to take extra care if strict ordering is required.