A phenomenon that arises in closely packed monolithic integrated circuits where a negative bias on an ohmic contact can affect nearby FET devices. The substrate can be biased and acts as a gate on the back of the FET, affecting the source-drain current.