The use of a peaking coil in a parallel circuit branch connecting the output load of one stage to the input load of the following stage, to compensate for high-frequency loss due to the distributed capacitances of the two stages.