单词 | buffered FET logic |
释义 | buffered FET logic [`bǝf·ǝrd ¦ef¦ē¦tē `läj·ik] ELECTRONICS A logic gate configuration used with gallium-arsenide field-effect transistors operating in the depletion mode, in which the level shifting required to make the input and output voltage levels compatible is achieved with Schottky barrier diodes. Abbreviated BFL. |
随便看 |
|
科学参考收录了103327条科技类词条,基本涵盖了常见科技类参考文献及英语词汇的翻译,是科学学习和研究的有利工具。