In high-speed parallel addition of decimal numbers, an arrangement that causes carry digits to pass through one or more nine digits, while signaling that the skipped nines are to be reset to zero.