A computer system in which flags, return address, and all temporary addresses are saved in the core in sequential order for any interrupted routine so that a new routine (including the interrupted routine) may be called in.